• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 34 subscribers
  • Views 477 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB935-Q1: Registers setting

Shlomi Yehezkia
Mastermind 6150 points

Part Number: DS90UB935-Q1
Other Parts Discussed in Thread: DS90UB936-Q1, , ALP

Hi Team,

I need someone that can assist with registers configuration about DS90UB935-Q1 & DS90UB936-Q1 (sending pattern generator from serializer to deserializer via coax cable).

Thanks,

Shlomi

 

  • 0
    TI__Mastermind 30515 points

    Hello,

    1. for pattern gen., do you have requests on pattern video format?

    2. since 936/935 have same registers settings as 954/953 respectively, can you install the last ALP and get the script setting  (C:\Program Files (x86)\Texas Instruments\Analog LaunchPAD v1.57.0010\PreDefScripts\DS90UB954\954_patgen_RGB888_colorbar_1920x1080p30.py, one example for your reference)?

    ALP tool: http://www.ti.com/tool/ALP?keyMatch=alp&tisearch=Search-EN-Everything, you should also install the ALP-Profile-update.

    best regards,

    Steven

  • 0 in reply to Steven(Shenzhen) Shi
    Mastermind 6150 points

    Hi,

    I need that the pattern source will be 953 / 935 (serializer) and not 954/936 (Deserializer).

    I already seceded to activate the pattern in the Deserializer, not I want the pattern to come from the serializer.

    I need Raw10 Bayer format if Bayer is not possible then RGB888.

    Active Pixel H=3280 V=2464

    All Pixel H=3296 V=22584

    Fps 30

    CSI Two lanes (DMO1 and DMO2). Total BPS for two lanes is ~ 2.56Gbps. ~1.28Gbps for every lane (~640MHz)

    I need to know how to configure the serializer and the deserializer.

    Thanks,

    Shlomi

     

  • 0 in reply to Shlomi Yehezkia
    TI__Mastermind 30515 points

    Hello,

    1. For 935, generating pattern. pls refer to ub953/935 d/s page31, it has one example to. I add some comments based on your pattern.

    ///////////////getting from d/s////////////////////////////

    7.6.4 Code Example for Pattern Generator
    #Patgen RGB888 1920x1080p30 Fixed 8 Colorbar ---> changing to 3280x2464
    WriteI2C(0xB0,0x00) # Indirect Pattern Gen Registers
    WriteI2C(0xB1,0x01) # PGEN_CTL
    WriteI2C(0xB2,0x01)
    WriteI2C(0xB1,0x02) # PGEN_CFG
    WriteI2C(0xB2,0x33) ---> if you select RAW10 data type, you can set its value as 0x35, block size is 5, this also is clearly described in 953/935's d/s.
    WriteI2C(0xB1,0x03) # PGEN_CSI_DI
    WriteI2C(0xB2,0x24) # RGB888   ==> for raw10 data type, this register is set as 0x2B (this is defined in MIPI's CSI2 spec.)
    WriteI2C(0xB1,0x04) # PGEN_LINE_SIZE1
    WriteI2C(0xB2,0x16)
    WriteI2C(0xB1,0x05) # PGEN_LINE_SIZE0  --> if your line size is 3280@RAW10, the total line size based on byte is: 3280*10/8 = 4100. pls note the blanking can't be setting here.
    WriteI2C(0xB2,0x80)
    WriteI2C(0xB1,0x06) # PGEN_BAR_SIZE1
    WriteI2C(0xB2,0x02)
    WriteI2C(0xB1,0x07) # PGEN_BAR_SIZE0  --> dependent on your pattern setting (color bar mode)
    WriteI2C(0xB2,0xD0)
    WriteI2C(0xB1,0x08) # PGEN_ACT_LPF1
    WriteI2C(0xB2,0x04)
    WriteI2C(0xB1,0x09) # PGEN_ACT_LPF0 --> ACT_LPF is set as 2464
    WriteI2C(0xB2,0x38)
    WriteI2C(0xB1,0x0A) # PGEN_TOT_LPF1
    WriteI2C(0xB2,0x04)
    WriteI2C(0xB1,0x0B) # PGEN_TOT_LPF0 --> set as 2584 as your design
    WriteI2C(0xB2,0x65)
    WriteI2C(0xB1,0x0C) # PGEN_LINE_PD1
    WriteI2C(0xB2,0x0B)  --> SET AS 0X05
    WriteI2C(0xB1,0x0D) # PGEN_LINE_PD0
    WriteI2C(0xB2,0x93)   ---> Set as 0x49
    WriteI2C(0xB1,0x0E) # PGEN_VBP
    WriteI2C(0xB2,0x21)  --> dependent on your design
    WriteI2C(0xB1,0x0F) # PGEN_VFP
    WriteI2C(0xB2,0x0A)

    2. in 936 side, it is same as the normal operation as receiver. you should set the FPD-Link working mode, you can use Mode_sel0/1 to make 936 link with 935 correctly. also, you should enable the CSI2 port based on your request (such as 4lanes or 2lanes, etc.)

    best regards,

    Steven