• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 346 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867E: DP83867E is not connected to ZU5 via 4-wire SGMII

Annie Liu
Genius 10295 points
Part Number: DP83867E

Hi Team,

Customer reference DP83867E EVM development board schematic. The 4-wire SGMII is connected to the xilinx ZU5 (differential trace, the line length is 1500mil, and the length of the two lines is 40mil). Now, after power-on, the ZU5 can read and write registers through the mdio interface, but it has not been Linked. LED0 is configured to enable SGMII and turn off mirroring.

Thanks.

  • 0
    TI__Mastermind 18425 points

    HI Annie,

    Can you ask customer to verify that SGMII is enabled by reading register 0x10. Also verify that SGMII autonegotiation is enabled through register 0x14. If both are enabled and there is still issue then try increasing the SGMII autonegotiation timer value by register 0x31 bit [6:5]. 

    -Regards

    Aniruddha