• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 208 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867IR: Clocking of DP83867IR

Martin Gold
Prodigy 345 points
Part Number: DP83867IR

Hi Team,

one of our customer is evaluating our DP83867IR. Now they have some questions regarding clocking of this Devices.

• How does the edge of TX-SFD behave relative to the send clock GTX_CLK? Is the TX-SFD edge synchronous with GTX_CLK, is there a constant delay, or are both signals uncorrelated?


• How does the edge of RX-SFD behave relative to the send clock RX_CLK? Is the RX-SFD edge synchronous with RX_CLK, is there a constant delay, or are both signals uncorrelated?

Thanks for your support and Best Regards

Martin