This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB954-Q1: Adaptive Equalization

Part Number: DS90UB954-Q1
Other Parts Discussed in Thread: ALP

Hi team,

I have some questions for AEQ and register setting.

I will keep the AEQ enabled and try to see what the EQ level is currently.

In that case, I read the data sheet and understood that I should check the ref 0xD3 [5:0] EQ_STATUS.

However, AEQ is considered to be 16 steps 4bit from 0xD5[7:4] AEQ_MAX.

The equalizer is actually 64 steps, but is it limited to 16 in AEQ?

When manually setting the equalizer, I understand that it can be set with 0xD4 [7:5] and 0xD4 [3:1].

In addition, I have confirmed by ALP that the setting of 0xD4 is reflected in 0xD3 [5:0] EQ_STATUS.

However, the description of the data sheet and the actual operation seem to be different.

Please look at the captured image below.

Althought it is written that EQ_select_value[5:3] In the description of 0xD4[7:5], it is actually reflected in 0xD3 [2: 0].

Is this a mistake in the description of 0xD4?

Best regards,

Tomoaki Yoshida