• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 381 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB913A-Q1 & 954: the image length and width changed

user6079354
Prodigy 40 points

Dear TI Experts,

Can I use DS90UB913A and DS90UB954 for 720p appliction?

   For 1080p application,everything works well but for 720p,

         input signal is YUV422，PCLK is 74.25M,  By querying 954 registers, it is found that the image length and width have changed to 1644*449. It is not clear why the width and length change

954 config:

           {0xB3, 0x00},   /* BIST */

           {0x4C, 0x01},

          {0x58, 0x58},    //for 913

          {0x5B, (TI913_ADDR << 1)},      /* TI 913 slave address, it is able to automatically get from T    I 913 */

          {0x5C, (TI913_ADDR << 1)},      /* TI 913 alias address */

         {0x1F, 0x03},   /* 800Mbps csi clock per lane//1.6Gbps csi clock per lane */

          {0x32, 0x01},

          {0x33, 0x01},   /* 4line /2lane */

          {0x20, 0x20},

          {0x0F, 0x7F},   /* GPIOs as input */

          {0x6E, 0x10},   /* GPIO0->GPIO0, GPIO1->GPIO1 */

          {0x6F, 0x32},   /* GPIO2->GPIO2, GPIO3->GPIO3 */ 

         {0x70, 0x1E},  

         {0x7C, 0xA0},   /* use  RAW10 upper 8 bit*/

1.0x73/0x74/0x75/0x76 value of UB954  is  always stable;    0x73/0x74/0x75/0x76  always is  0x01 0xc1 0x0c 0xd8

2.0x4E, 0x4D, 0x55, 0x56 reg is     0x45   0x13  0x00   0x00

3. i  sure  my  mode setting is correct, is  RAW10;    because   0x6d  is 0x7f

  • 0
    TI__Guru** 103215 points

    Hello,

    There is no reason 954 shouldn't be able to support your application. You mentioned 1080p worked but 720p does not; what was the PCLK for 1080p? Are you sure the imager configuration for 720p mode is valid? There is also one problem I see in your code which is that the CSI-2 transmitter speed is set for 400Mbps/lane according to the register setting while the comments say 800Mbps/1.6Gbps. If you set 400Mbps operation there are also some register writes needed to ensure proper CSI timings. Those are shown in datasheet section 7.4.21 

    Best Regards,

    Casey  

  • 0 in reply to Casey McCrea
    Prodigy 40 points

    dear  Casey

         1. 1080p YUV422 PCLK 96Mhz

              720p   YUV422 PCLK 74.25Mhz

       2. When I changed the CSI2 rate to 800Mbps, the image was the same, no change

  • 0 in reply to user6079354
    TI__Guru** 103215 points

    Hello,

    Which mode are you operating the 913A in? PCLK from imager or external oscillator mode? (Section 8.4 of the datasheet). Also I'm assuming the 954 is configured for RAW 10 bit mode?

    Best Regards,

    Casey 

  • 0 in reply to Casey McCrea
    Prodigy 40 points

    dear Casey

           913a  connect high 8 bit, Connect eight wires,  D2-D9;

            PCLK is from imager;

          954 is working in  RAW 10, config upper 8bit.

  • 0 in reply to user6079354
    TI__Guru** 103215 points

    Hello,

    Just want to double confirm - you have 913A mode pin strapped for PCLK from imager correct? Also can you confirm that the 954 is strapped for RAW10 mode?

    Other than this I do not see any reason why the 720p configuration would not work if 1080p was working. There is no configuration needed for 913A so please double check your imager configuration. 

    Best Regards,
    Casey 

  • 0 in reply to Casey McCrea
    TI__Guru** 103215 points

    Hello,

    Any update here?

    Thanks,

    Casey