• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 34 subscribers
  • Views 275 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS92LV18: If DS92LV18 can support half duplex and the highest speed can cover?

Lucas Ding
Prodigy 320 points
Part Number: DS92LV18

Hi Team,

My customer has a concern on the application of DS92LV18, it seems Bus LVDS always use half duplex as below, but DS92LV18 can only cover full duplex in the datasheet. If DS92LV18 can support half duplex and support up to 1Gbps?

Thanks.

 

  • 0
    TI__Genius 10250 points

    Hello,

    Bus-LVDS can be full- or half-duplex.  DS92LV18 is full-duplex, as you noted.  In principle, you may be able to externally multiplex/demultiplex the half-duplex line and control DE and RE pins on DS92LV18.  An external controller will have to control the multiplexer and the DE and RE inputs to DS92LV18.  However, this won't be optimal or efficient operation, because whenever you switch from transmit to receive and enable the receive path, the DS92LV18 receiver will have to resynchronize again to recover the clock (please see "Resynchronization" section on page 13 in the datasheet).  This resync will also happen on the other side, but the control may be internal inside the FPGA.

    Regards,

    Yaser