Dear
We have a system with Sony image sensor IMX390 12bits raw output, 4 csi lanes I think. The deserializer is UB954 which only has port0(two lanes) connect to host cpu csi ports.
The data path is : IMX390 ->TI953->TI954->2lane output -> CPU. So is it doable 953 config to 4 lanes, but 954 only use 2 lanes?
If the design is good, can I get the register setting of Ti954?
Thanks,
Xiaodong