• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 474 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN75DP130: Link Training Questions

Alfred Logico
Expert 5060 points
Part Number: SN75DP130

Hi Team,

Our DisplayPort (source) using the SN75DP130 with link training returns an HBR (2.7 Gbps/lane) link rate and we are suspecting the redriver LINK_BW_SET default has something to with this.

Our Intel GPU supports HBR2 (5.4 Gbps/lane) so we expect it to use the HBR2 link rate on the DisplayPort with the redriver.

Is there a way we could change the LINK_BW_SET default to 14h – 5.4 Gbps/lane? Or is there a way we could let the redriver choose that bandwidth during link training? (Our sink and cables support HBR2 as well)

 

Screenshot below is taken from http://www.ti.com/lit/ds/symlink/sn75dp130.pdf p21

 

Looking forward to your response.

 THanks! 

Best Regards,

Alfred

  • 0
    TI__Guru**** 176441 points

    Alfred

    If the Link Training is enabled, the LINK_BW_SET will be set based on the AUX snooping. They can disable link training, and indirectly access the DPCD address space through the local I2C registers.

    It is possible that the link training failed at HBR2, and the source adjust the bandwidth from HBR2 down to HBR.

    Thanks

    David