Hi team,
I wonder if any specification/requirement for jitter of OLDI Output PCLK from SOC/Processor?
Thanks.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
I wonder if any specification/requirement for jitter of OLDI Output PCLK from SOC/Processor?
Thanks.
Fery,
You can check the d/s on jitter spec. request, it has 0.2UI (UI is based on FPD-Link line rate) spec. request for the SerDes link.
best regards,
Steven