DS90UB949A-Q1: Pattern generation questions of DS90UB949

Kailyn Chen

Hello，

Our customer who use TI949+TI948 and test the BIST mode normally.

The resolution of the panel is 1920*720，and the registers configuration is as following:

patternset 03 2 // 100MHz
patternset 04 c0 // total frame 1984*792
patternset 05 87
patternset 06 31
patternset 07 80 //active frame 1920*720
patternset 08 07
patternset 09 2d
patternset 0a 08 //HW 8
patternset 0b 07 // VW 7
patternset 0c 0c // HBP 12
patternset 0d 08 // VBP 8
echo 04 > /sys/kernel/debug/ti949/65
echo 35 > /sys/kernel/debug/ti949/64

Enable the internal pattern Generator, it appears normally.

But when close the pattern generator, the panel appears abnormal.

Could you please give me some analysis?

Best regards

Kailyn

over 7 years ago

0 Casey McCrea over 7 years ago

TI__Guru** 103215 points

Hello Kailyn,

This behavior looks like it is coming from the panel timing controller rather from our device. I would guess that it is due to how the panel behaves when the input signal is removed suddenly. Could you also try programming register 0x4A = 0x01 on the 948 device which shuts down the output OLDI completely and see if the problem remains?

Thanks,

Casey

0 Kailyn Chen over 6 years ago in reply to Casey McCrea

TI__Genius 9560 points

Hello Casey，

Thank you very much, and I would try again according to your advice.

Best regards

Kailyn

0 Casey McCrea over 6 years ago in reply to Kailyn Chen

TI__Guru** 103215 points

Hello Kailyn,

Any update? Was the problem resolved?

Thanks,

Casey

Interface

Interface forum

DS90UB949A-Q1: Pattern generation questions of DS90UB949