• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 397 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83869HM: DP83869HM

Amy Luo
Expert 6895 points
Part Number: DP83869HM

Hi Team,

Fiber Interface is connected. My customer uses 9.4.8.4 1000M Media Convertor Mode. Fiber Interface can work.

Write 44 to 1df

Write 1140 to 0

Write 5048 to 10

Write 1140 to C00

OPMODE [2:0]= 0x4

When my customer sets 9.4.8.2 RGMII to 1000Base-X mode

Write 41 to 1df

Write 1140 to 0

OPMODE [2:0]= 0x1

Read C01 [2] = 0

When my customer sets 9.4.8.2 RGMII to 1000Base-X mode

Write 41 to 1df

Write 2100 to 0/Force mode

OPMODE [2:0]= 0x1

Read C01 [2]= 1

But there are TX data, no RX data, PING does not work.

Could you give me the correct process of fiber Interface operation: which mode to choose, how to set registers and how to set STRAP? Thank you in advance.

Regards,

Amy

  • 0
    TI__Mastermind 18425 points

    Hi Amy,

    For RGMII to 1000Base-X, what is the register value for 0x32 and 0x86? By default the RGMII delay will be enabled for  both RX and TX of the PHY. This assumes that there is no delay inside the MAC. If there is delay inside the MAC then the RGMII internal delay of the PHY will need to be disabled. Please check the MAC datasheet to verify if there are RGMII internal delay and then disable the internal delay of the PHY using register 0x32 bit[1:0].

    -Regards

    Aniruddha

  • 0 in reply to Aniruddha Khadye
    TI__Expert 6895 points

    Hi Aniruddha,

    Thank you very much for your reply.

    We had no problem debugging RGMII to 1000Base-T. In RGMII to 1000Base-X, do you need to use register 0X32 [1:0] to disable the internal delay of phy? Or we need to decide based on the delay of MAC: if there is delay inside the MAC, we need to disable the RGMII internal delay; if there is no delay inside the MAC, we need to enable the RGMII internal delay, right?

    Regards,

    Amy

  • 0 in reply to Aniruddha Khadye
    TI__Expert 6895 points

    Hi Aniruddha,

    thanks again.

    According to the snla318 manual, as long as one of the registers or STRAP is set, the fiber Interface can work normally: In other words, when the copper port works normally, write 0X0041 to 0X01DF, write 0X1140 to 0X0C00, write 0X4000 to 0X001F, and the fiber Interface can work. Is that right, or do I misunderstand it? But if we change this way, fiber Interface can't work. Is there anything else we haven't set up?

    snla318:www.ti.com.cn/.../snla318.pdf