Hello,
in a related post it was said, that in a 953/954 system the 953 can have 4 CSI lanes and while the 954 can have 2 lanes.
Since this means that we write faster in than we read out, I assume that one of both chips must have a line buffer.
If so, can you tell me the size of that line buffer? Is there a maximum line length which can be transmitted?
We intent to transmit non-video data over a FPD-LINK from an FPGA. Could we have an endless Line length, or at least the maximum 2^16 bytes of the CSI specification?
Best regards