• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 32 subscribers
  • Views 448 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS110DF111: check the schematic diagram

user5195153
Intellectual 450 points
Part Number: DS110DF111

Dears,

We want to use DS110DF111 to connect CPU's XFI interface,then convert to 10G, SFP+,two lane,Pls help to check the schematic,and give us some advices on schematic and layout.

  • 0
    TI__Mastermind 19225 points

    Hi,

    I reviewed the schematic and did not find any issue with it.

    Checked and ok

    • VDD decoupling
    • ADDR pin strap options
    • LPF external components
    • REF_CLK_IN -> 25MHz reference clock signal assumed to be present
    • AC coupling on high-speed inputs and outputs
    • EN_SMB pulled high for normal operation in SMBus Slave Mode
    • READ_EN_N pulled low for SMBus Slave Mode

    Cordially,

    Rodrigo Natal

    HSSC Applications Engineer

     

  • 0 in reply to Rodrigo Natal
    TI__Mastermind 19225 points

    One correction on the high-speed signals AC coupling:

    • SFP+ modules typically implement AC coupling caps. Thus the retimer I/O AC coupling capacitors here may be redundant
    • TI recommends AC coupling caps on its Tx outputs. OUTA does not show AC coupling caps. The customer should implements AC coupling caps for this output signals if the downstream SerDes Rx does not have integrated AC coupling

    Cordially,

    Rodrigo