Hi,
According to Data Sheet P.17 Table1, the value of C2 seems to be different depending on conditions.
Is there a description or calculation formula that shows how to determine C2 in the data sheet?
Best regards,
Yuto Sakai
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
According to Data Sheet P.17 Table1, the value of C2 seems to be different depending on conditions.
Is there a description or calculation formula that shows how to determine C2 in the data sheet?
Best regards,
Yuto Sakai
Hello Sakai-san,
The C2 capacitance shown on Figure 10 (and referenced in Table 1) is intended to represent the capacitive loading of the PCB. This would be the sum of the parasitic trace capacitance as well as the pin capacitance of any devices connected to the bus. Per the I2C standard, this can be as high as 400 pF total. For a given load capacitance value, a pull-up resistance should be chosen so that the desired signal rise times can be met. (For more details on pull-up resistor selection, you can reference http://www.ti.com/lit/an/slva689/slva689.pdf).
Please let us know if you have any further questions.
Regards,
Max