Part Number: DP83867ERGZ-R-EVM
If using the Ethernet PHY for 100Base T, is it necessary to control MDC and MDIO with a processor / CPLD/ FPGA? Can the pins float or should they be pulled-down / pulled-up?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: DP83867ERGZ-R-EVM
If using the Ethernet PHY for 100Base T, is it necessary to control MDC and MDIO with a processor / CPLD/ FPGA? Can the pins float or should they be pulled-down / pulled-up?
Hi Juan,
DP83867 provides few options to control the features using bootstrap resistors. If all the features that you need are available on the bootstrap resistor pins then you can skip MDIO-MDC connections. For using other features MDIO-MDC should be used. I would recommend connecting a pull up resistor on MDIO pin as mentioned in the datasheet and at-least connect test points to MDIO-MDC. Register access is a important tool for prototype validation and debug.
-Regards
Aniruddha