• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 413 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB954-Q1: DS90UB953Q1 and DS90UB954Q1 communication problems

WU YISYUAN
Expert 2165 points
Part Number: DS90UB954-Q1

Hi,

    I has some problems in DS90UB963Q1 and DS90UB954Q1 communication setting.

    I'm going to communicate 954 with 953 now.
   There are two ports, map VC channel respectively.
   How to set? It is mentioned in the 954 document that 0x72 writes that 0xe8 is map vc0. Why to set this value
   But when I fill in the address 0x72 as 0xe8, why does map vc0 to CSI TX vc0 appear?

thanks.

  • 0
    TI__Mastermind 25955 points

    Hi Wu,

    Thank you for highlighting this example code.

    In the snippet above, 

    WriteI2C(0x4C,0x01) # FPD3_PORT_SEL

    selects port RX0 for modification.  Then, for any CSI-2 data received on RX0,

    WriteI2C(0x72,0xE8) # CSI_VC_MAP

    maps data with VC3 to VC3, VC2 to VC2, VC1 to VC2 and VC0 to VC0.  The assumption here with this setting is that data received on RX0 will already be VC0.  The default value would've worked here as well, 0xE4.

    There are a few initial assumptions in the code that aren't clearly stated. I have rewritten the code example for Basic Synchronized Forwarding below and have included a list of the some of the assumptions made by the modified code. Please let me know if this clears things up.

    Assumptions:
    - Sensor A is connected to RX0 and is operating in CSI-2 mode with data set to VC0.
    - Sensor B is connected to RX1 and is operating in CSI-2 mode with data set to VC0.
    - 4 CSI Lanes will be utilized

    # Configure RX0 to map VC0 from data received on RX0 to VC0
WriteI2C(0x4C,0x01) # FPD3_PORT_SEL
WriteI2C(0x72,0xE4) # CSI_VC_MAP

# Configure RX1 to map VC0 from data received on RX1 to VC1
WriteI2C(0x4C,0x12) # FPD3_PORT_SEL
WriteI2C(0x72,0xE5) # CSI_VC_MAP

# Enable CSI Output and set 4 CSI lanes
WriteI2C(0x33,0x1) # CSI_CTL

# Enable synchronized basic forwarding for output port 0
WriteI2C(0x21,0x04) # FWD_CTL2

# Enable forwarding from RX0 and RX1
WriteI2C(0x20,0x00) # FWD_CTL1

    Sincerely,
    Bryan Kahler

  • 0 in reply to Bryan Kahler
    TI__Mastermind 25955 points

    Hi Wu,

    Haven't heard from you in a while - hopefully no news is good news and the issue is now resolved.  If so, to help enable others that may have the same question find the correct answer, please press the green 'this resolved my issue' button.

    If not, please let me know what other issues related to the original question remain.

    Sincerely,
    Bryan Kahler