Hi Team.
According to XIO2001 errata ,if only enable ASPM L1 ,have any impact as disable L0s?
Thanks
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello Daniel,
The issue may occur only if ASPM L0s is enabled on both the chipset and the XIO2001.
Regards,
Davor
Hi Davor,
Thanks for your support.
My customer still have some questions about the errata.
1. Does it mean that BIOS have to disable L0s in both chipset and XIO2001 ?
2. Do you know if any known issue when only enable L1 ?
Thanks
Hi Davor,
According to your answer about there is no known issue with L1 enabled, we will enable it to do further tests.
Did you ever get PCI device compatibility due to L1 was enabled? If yes, could you share some data with us?
thanks