This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB941AS-Q1: DS90UB941AS-Q1 hardware design support

Part Number: DS90UB941AS-Q1

Hi 

I am using DS90UB941AS-Q1 (2K DSI to FPD-Link III Bridge Serializer with Video Splitting) part in my application

i have some queries regarding on designing this part

1.  Single-Link, 1:1 Mode operation we need to provide DSI0 and DSI1 both inputs or either DSI0 or DSI1 is enough?

2. For Single-Link, 1:1 Mode operation REFCLK0&REFCLK1 circuit is required or not?If required, can you explain more on this?

Best Regards,

Mahesh

  • Hello Mahesh,

    Thanks for reaching out. For your questions:

    1. Only one DSI port is needed for single 1:1 operation

    2. There are multiple clocking modes available. You may choose to derive the PCLK from the DSI clock frequency or you may choose to set the PCLK from REFCLK externally. You can find info about these different clocking modes in the datasheet section 8.4.2.2

    Best Regards,

    Casey 

  • Hi Casey McCre,

    Thanks for the information.Then i am not going to connect RFECLK signals  single 1:1 operation and will keep open. then i will take DSI clock is the reference clock for the FPD-Link III interface. PCLK  is generated internaly based on DSI frequency and number of lanes right? is it correct?

    Best regards,

    Mahesh

  • Hello Mahesh,

    Please see section 8.4.2.2.1 of the 941AS datasheet for the equation to get PCLK from DSI clock.

    Best Regards,

    Casey