• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 209 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PCIe Interface

r123245
Prodigy 20 points

hi, 

I want to know why we use 0.1uF capacitor on the pcie lanes. 

Why we use 100MHz clock in the pcie,it is serdes  interface then why we need 100MHz clock in this.

Thanks

R

  • 0
    TI__Mastermind 43795 points

    Hi R,

    The normal value of AC coupling capacitor in PCIe applications is 220nF

    The 100 MHz clock in PCIe is used to help the SerDes lock quickly to the incoming datarates of 2.5, 5, 8, and 16 Gbps.  It may be possible to design a PCIe SerDes that does not require the 100 MHz clock, but using it is allowed in the specification.

    Regards,

    Lee