• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 34 subscribers
  • Views 243 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB935-Q1: DS90UB935-Q1 CSI_PKT_HDR_TINT_CTRL Question.

Chun Youngsu
Expert 2485 points
Part Number: DS90UB935-Q1


Dear TI Team,

Can you provide a detailed description of the 6: 7 bit of Address 0x31 on the DS90UB935-Q1?

I do not understand.

It is understood that if you set 4 bit to high, you should set 6: 7 bit.

But I don't understand how to set 6: 7 bit.

And please explain about 5 bit in detail.

Thanks.

  • 0
    TI__Mastermind 30515 points

    Hi, Yongsu,

    The reg. 0x31's [4:7] is used for interleaved VC packet display ONLY. if your data includes two VC numbers, you can enable the VC selection in 0x31[4] and then set the assigned VC number in 0x31[7:6], then you can check the packet header in the assigned VC package.

    0x31 CSI_PKT_HDR_TINIT_CTRL          
        7:6 PKT_HDR_SEL_VC RW 2'h0 For interleaved VC packet select the VC ID to display the packet header. This is effective only if bit4 is set high (PKT_HDR_VCI_ENABLE)
        5        
        4 PKT_HDR_VCI_ENABLE RW 1'h0 Enable the CSI packet header selection based on VC for interleaved mode. For interleaved VC packet set this bit to record the packet headers for each VC. For regular data packet ignore this bit.