Hi,
In my design , the TUSB1210-Q1 is in output clock configuration mode,so how long can I deassert reset signal after VDDIO/VDD18 is ok? just as the following picture described.
Thank you.
Best Regards.
Gavin
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
In my design , the TUSB1210-Q1 is in output clock configuration mode,so how long can I deassert reset signal after VDDIO/VDD18 is ok? just as the following picture described.
Thank you.
Best Regards.
Gavin