• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 324 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS250DF230: Could you tell me difference between Beta(A0) and Beta(A1)?

K.Yaita
Guru 29710 points
Part Number: DS250DF230

Hi Team,

My customer has DS250DF230EVM and mounted device is DS250DF230 Beta(A0) that REG_F0 is 0x00.
I think DS250DF230 Beta(A1) that REG_F0 is 0x01 is new version so could you tell me the difference?

Best Regards,
Yaita

  • 0
    TI__Guru** 124810 points

    someone will reply soon

  • 0 in reply to Brian Zhou
    Guru 29710 points

    May I have your reply?

    Best Regards,
    Yaita

  • 0 in reply to K.Yaita
    TI__Mastermind 19235 points

    Hi Yaita-san,

     

    The DS250DFD230 Rev A0 vs A1 designs are nearly identical. There are only three small functional changes in A1 production silicon over A0, as listed below.

    • Improved eye opening margin at extreme high temperature
    • Optimization to tighten CDR lock time distribution across PVT
    • Added bit control to the Tx output amplitude for when the channel is configured in CDR bypass mode

    Cordially,

    Rodrigo Natal

    HSSC Applications Engineer

  • 0 in reply to Rodrigo Natal
    Guru 29710 points

    Hi Rodrigo-san,

    Thank you for your kind support.
    I would like to ask additional questions as following. 
    ------------------------------------------
    •Improved eye opening margin at extreme high temperature
    [Yaita] I understand.

    •Optimization to tighten CDR lock time distribution across PVT
    [Yaita] What does "PVT" mean?

    •Added bit control to the Tx output amplitude for when the channel is configured in CDR bypass mode
    [Yaita] I confirmed programmer's guide page 49 and understand it. Does A0 design fix at default setting (REG_0x1A[7:6] = 1)?
    ------------------------------------------

    Best Regards,
    Yaita

  • 0 in reply to K.Yaita
    TI__Mastermind 19235 points

    PVT stands for "process voltage and temperature"

    For A0 version when the retimer is set to CDR bypass mode the output amplitude is fixed and not adjustable; this value is around ~700mVpp.

    Regards,

    Rodrigo Natal