This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO2001: Memory Cycle Problem

Part Number: XIO2001

Dear team,

Our customer wants to use XIO2001 (PCIe to PCI bridge), then the PCI signals will be connected to CPLD controller and STT-MRAM.

And they ask will they encounter memory cycle problems??

Would you please help to answer it?? Thank you.