DP83822H: Logical Interface and Output Structure

Hi,

Can you describe the data interface for this device?   Is the internal structure of the transceiver CML or LVDS or something else (please specify)?   Is the interface capable of supporting connection to another transceiver via LVDS?   

Thank you,

HSG