This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TPS65987DDJ: TPS65987 Power Path Performance and Protection document discussion

Part Number: TPS65987DDJ
Other Parts Discussed in Thread: TPS65987

Hi team,

My customer is looking at the internal power path OCP technology.

There is an application note talking about TPS65987 Power Path Performance and Protection as below link.

In our application note, it mentions that FW OCP  will average current going through the FET during the last 10 ms of operation is greater than the PDO current setting. 

But in PD's specification, it will do a overload capability test with 20ms cycle. If so, whether it will not pass this item or if there is anything wrong on our application note. Thank for your kindly explanation.

http://www.ti.com/lit/an/slva994/slva994.pdf