• State
  • Locked Locked
  • Replies 6 replies
  • Subscribers 33 subscribers
  • Views 884 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS92LV16: Serialiazation/Deserialization For Led Panel

Cem Gecgel
Prodigy 90 points
Part Number: DS92LV16
Other Parts Discussed in Thread: DS92LX2121, SN65LV1023A, DS92LX2122, SN65LV1224B, DS10BR254, SN65LVDS116

Hello professional,
In my application I drive multiple led panels connected in series at one time. I am trying to find a solution for reducing the cable count between panels and fpga output(there is nearly 2 meter distance between).From the result of my browsing, I presume a ser/des pair or a serializer and a deserializer would be solution. While digging into the E2E forum I saw a lot of variety of ser/des ,flat link ser/des etc.. Which product or product group will  u recommend for my application?  And another question is, can I make a cascaded configuration with serializer/deserializer pairs. I have to reduce the cable count which is nearly 90 data line at the moment. I am trying to solve this problem in the least costly way. Please enlighten me on this topic.

I got 5 common signal :(Clock,Lathc,OE,Select1,Select2,Select3) and 15 flat panel group each has indivial 6 signal (R1,G1,B1,R2,G2,B2).

Clock will be operated at least 25 MHz.

  • 0
    TI__Mastermind 35130 points

    Hi Cem,

    Do you mind sharing a block diagram of your system so we can visualize what you're trying to do better?

    If you want to reduce cable count as much as possible, you will want to use a SerDes pair that serializes/deserializes inputs onto one twisted pair. Some examples are the DS92LV16 you referenced, the DS92LX2121/DS92LX2122, and the SN65LV1023A/SN65LV1224B.

    Regards,

    I.K. 

  • 0 in reply to Ikechukwu Anyiam
    Prodigy 90 points

    Hi I.K.,
    Thanks for ur reply, I'm sharing the block diagram.

  • 0 in reply to Cem Gecgel
    TI__Mastermind 35130 points

    Hi Cem,

    To clarify, in your block diagram you would ideally like to have the deserializer supply the same output data to 15 LED panels simultaneously?

    Also, can you more clearly quantify the "N" outputs from the FPGA? 24 to 60 is a big range.

    Regards,

    I.K.

  • 0 in reply to Ikechukwu Anyiam
    Prodigy 90 points

    Hi I.K.,
    Yea, I expect the same data output from the deserializer output to 15 LED panels simultaneously.
    I am giving the N value in range because of in my application LED panel count can vary. I would be glad if you could guide me for 32 outputs. Thanks for your effort.

  • 0 in reply to Cem Gecgel
    TI__Mastermind 35130 points

    Hi Cem,

    Sorry for the delay and thanks for the clarification. This will be a bit difficult and rather complicated to implement with what we have.

    One idea:

    Serializer: DS92LV3221: This Channel Link II serializer will serialize up to 32 parallel inputs to two serial LVDS outputs (data split between the channels) with embedded clock.

    Repeater: DS10BR254. 1:4 LVDS repeater. You would need to cascade multiple of these to get to 15 panels while also accounting for the 2 LVDS outputs from the DS92LV3221.

    Deserializer: DS92LV3222. This is the companion deserializer to the DS92LV3221 serializer. Each panel would require one.

    Regards,

    I.K.

  • 0 in reply to Ikechukwu Anyiam
    TI__Mastermind 35130 points

    Another option:

    Serializer: DS92LV16. You could use 2 of these serialize 32 bits

    Repeater: SN65LVDS116. This is a 16 channel repeater (data rates up to 400 Mbps) so you would just need one

    Deserializer: DS92LV16. 2 of these on each panel for 32 bits

    Regards,

    I.K.