• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Subscribers 33 subscribers
  • Views 235 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB954-Q1: Question about ULPS

NOBUO FUJIHARA
Genius 9355 points
Part Number: DS90UB954-Q1

Hi team,

My customer asks about ULPS related questions as below.

Could you support belows?

1) How much current is saved by entering ULPS?

2) Any reconfiguration of register required after coming back from ULPS?

Best regards,

  • 0
    TI__Expert 3390 points

    Hi Nobuo,

    We don't have a ULPS mode defined in the datasheet. Are you asking about a power down condition of the part to save current? If so, the part can be placed into power down condition by toggling the PDB pin. We spec the shutdown current values in the datasheet under IDDZ, so please refer to that. PDB can't be toggled by registers, it must be done by the pin.

    Regards,
    Mandeep Singh

  • 0 in reply to Mandeep S
    TI__Genius 9355 points

    Hi Mandeep,

    Thanks for your reply.

    Could you confirm what ULPS means in tWAKEUP description of pag19 rev.B datasheet?

    I thought it means OUTPUT_SLEEP_STATE mentioned in 7.4.23. (ULPS = CSI-2 transmitter sleep mode)

     

    Customer would like to know,

     1) How much current is saved by setting CIS-2 transmitter to OUTPUT_SLEEP_STATE(OSS_SEL=0).

    2) Any reconfiguration of register required after coming back from OUTPUT_SLEEP_STATE.

    3) WAKEUP time from OUTPUT_SLEEP_STATE

     

    Best regards,

    Nobuo

  • 0 in reply to NOBUO FUJIHARA
    TI__Expert 3390 points

    Hi Nobuo,

    It is not the same, ULPS puts the CSI TX into an LP-00 state. OSS_SEL places the TX into a HS-0 state. In order to place the CSI tx into ULPS state, you have to set reg 0x33[3:2] = 11 for having clock and data lanes enter the LP-00 state or set it to 01 if you only want data lanes entering LP-00 state. You set the register bits to 00 if you want to return to normal operation. We don't have a current value characterized for this condition. There is only a min time defined per the CSI spec and that is 1ms.

    Regards,
    Mandeep Singh

  • 0 in reply to Mandeep S
    TI__Genius 9355 points

    Hi Mandeep,

    Thanks a lot for clarification.

    May I shift to email for additional couple of questions?

    Best regards,

    Nobuo