• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 32 subscribers
  • Views 259 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

DS90UB953-Q1: DS90UB953-Q1:

DS90UB953-Q1: Interface forum

Masaru Oinaga
Expert 4355 points
Part Number: DS90UB953-Q1

Hi team,

These are conditions:

  • 953-954 pair
  • Just one 953 connects to 954
  • ADAS, Mirror-Replacement application

Are there any concerns for:

  •  Sync CLK mode vs Internal CLK mode? (e.g. CLKOUT function is not applicable)

Thanks.

  • 0
    TI__Guru** 103215 points

    Hello Masaru,

    Either mode would be viable for this solution but typically we recommend using synchronous mode wherever possible since it allows for the highest back channel speed for communications with the sensor or faster back channel GPIO speeds. 

    Best Regards,

    Casey 

  • 0 in reply to Casey McCrea
    TI__Expert 4355 points

    Hello Casey,

    Thanks for your kind support!
    Understood that we need to think about some functions carefully.
    Then,

    How should we consider “Ser Lock Time” to define system level start-up when it uses Sync mode?

    Our customer requires a faster link connection due to ADAS application.
    They already took a look at MAP tool to make sure AEQ value on DES side.

    Best Regards,

    Masaru

  • 0 in reply to Masaru Oinaga
    TI__Guru** 103215 points

    Hello Masaru,

    The LOCK time is defined in the 954 datasheet:

    The typical lock time is ~15-20ms when paired with 953. Max lock time is defined by the range of programmed allowable strobe and EQ settings as shown in the table. If you want to reduce maximum lock time, you can program a reduced set of allowable EQ/strobe settings min/max based on the MAP tool results.

    Best Regards,

    Casey 

  • 0 in reply to Casey McCrea
    TI__Expert 4355 points

    Casey,

    Thanks again for your kind support.

    I understand optimizing the EQ / SP level by MAP helps to reduce Des data Lock time.
    The question on this thread is focusing on Ser Lock time which sequence chart of datasheet shows.

    How should we consider this time to estimate whole system start-up?

    Best Regards,

    Masaru

  • 0 in reply to Masaru Oinaga
    TI__Guru** 103215 points

    Hello Masaru,

    We do not specify SER lock time directly in the datasheet, but for this device combo the typical SER lock time from SER PDB = H to SER lock to back channel is ~5ms 

    Best Regards,

    Casey