Hi all,
I could find this picture on the apps notes.
http://www.ti.com/lit/an/slla270/slla270.pdf?&ts=1589874500256
1. I know that CAN bus has 2 differential wire (CANH and CANL), can you explain why there is a wire on the actual CAN Bus signal on the picture?
2.
a) A area
Node A sent data at first, Node B and C fill the ACK bit because they get the message from NODE A without any error.
Can I understand like NODE B and C send ACK message to NODE A that they got message without error?
The ACK bit of sending NODE(NODE A now) is always 1?
b) B area
NODE B and C sent message at the same time,
how much time delay of NODE B from ACK bit to starting of sending data(ts)?
Can I adjust the time or it's fixed?
Thank you