Part Number: DS280DF810
I'm testing with DS280DF810, using manual data rate configuration, and found the chip can only lock to data rate up to 26.5625G.
When setting to higher data rate such as 27.9525/28.2Gbps, the CDR lock status is unstable, after a while(1 min something), the CDR perform unlock status. also the eye figure is totally lost.
So, any other Reg need to be operated?
Setting as below:
WriteToDS250DF810(DS250DF810ADDR,0x60,80,1); //28.2Gbps
WriteToDS250DF810(DS250DF810ADDR,0x61,C6,1);
WriteToDS250DF810(DS250DF810ADDR,0x62,80,1);
WriteToDS250DF810(DS250DF810ADDR,0x63,C6,1);
WriteToDS250DF810(DS250DF810ADDR,0x64,0xFF,1);
WriteToDS250DF810(DS250DF810ADDR,0x09,0x04,1);
WriteToDS250DF810(DS250DF810ADDR,0x18,0x00,1);
WriteToDS250DF810(DS250DF810ADDR,0x0A,0x0C,1);
WriteToDS250DF810(DS250DF810ADDR,0x0A,0x00,1);