Other Parts Discussed in Thread: SN75DPHY440SS
Hi,
My customer is looking for MIPI bridge which able to enhance the signal quality. The application is tablet, is this part a right solution to propose? Thanks
Best Regards,
Patty Chuang
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
My customer is looking for MIPI bridge which able to enhance the signal quality. The application is tablet, is this part a right solution to propose? Thanks
Best Regards,
Patty Chuang
Patty
What is the input, output, and data rate requirement? The DPHY440 is a MIPI retimer that can support data rate up to 1.5G.
Thanks
David
Hi David,
check below:
Display Frame Rate : 90 Hz
Support VESA DSC 1/3 compression
MIPI input bandwidth : < 460 Mbps
MIPI output bandwidth : < 460 Mbps
Thanks!
Patty
Patty
With the DPHY440 is a MIPI retimer that can support data rate up to 1.5G, I don't see an issue with this application.
Thanks
David
Hi David,
customer raised questions. Would you please help for comment?
1. Power Consumption : Is it possible to share the power data based on 500 Mbps with 4 lanes? Based on the datasheet, it might impact our battery design if it consumpt 150 mW.
2. Do you have any recommendation (experience) the maximum MIPI length from SNx5DPHY440SS to Rx (Display IC) based on routing on PCB board?
3. I assume your suggest use the SN75DPHY440SS because it is suitable for commercial product. However, the IBIS model seems all the same, please correct me if I am wrong. Otherwise, I will use SN65DPHY440SS to simulate the MIPI eye diagram.
BR,
SHH
SHH, Patty
Quick question, what is the actual data rate, is it the total data rate or the data rate per lane? How many MIPI lanes do you plan to use and what is your minimum high speed clock frequency?
Thanks
David
SHH
1. Power Consumption : Is it possible to share the power data based on 500 Mbps with 4 lanes? Based on the datasheet, it might impact our battery design if it consumpt 150 mW.
Unfortunately, I do not have the power number at 500Mbps.
2. Do you have any recommendation (experience) the maximum MIPI length from SNx5DPHY440SS to Rx (Display IC) based on routing on PCB board?
My recommendation is to place the DPHY440 as close to the RX as possible. The DPHY440 provides higher level of EQ than the TX pre-emphasis, and more selection levels. The second benefit of putting this device closer to the RX side is that DPHY440 is a re-timer, which can compensate any lane-to-lane timing skew, as long as the input skew is within DPHY440’s spec.
3. I assume your suggest use the SN75DPHY440SS because it is suitable for commercial product. However, the IBIS model seems all the same, please correct me if I am wrong. Otherwise, I will use SN65DPHY440SS to simulate the MIPI eye diagram.
The SN65 and SN75 is functionally the same, the only difference between the two is the temperature range.
Thanks
David
Hi David,
In terms of 500 Mbps power consumption, would you discuss internally to simulate or measure the data for important customer reference?
BR,
SHH
SHH
Please use the 150mW as the power consumption number for the 500Mbps data rate.
Thanks
David
Hi David,
Thanks for feedback. would you please help for further question here?
Do you mind if I loop you in this important customer's mail?
If the power consumption is totally the same between 500 Mbps & 1Gbps. Could you elaborate it?
BR,
SHH