This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867IS: 802.3 test mode command

Part Number: DP83867IS

Hi Sir,

we use DP83867 for IEEE802.3 command test.

At present, we have found in the measure that only one pair has seen the output (waveform),the other three groups are not have output(waveform).

Does the value of the command or register need to be adjusted for other pair? have any idea or suggestion give to us,thanks.

attached is currently command.

HK-5010-IEEE8023_1G.docx

  • Hi Tommy,

    It appears that the app note SNLA239A register command 00025=0x0480 //output test mode to all channels does not apply to all test modes. Please use the following registers to apply the test mode to the corresponding channel:

    Only one channel can be enabled at a time as follows (instead of 0025<-0480)
    0025 <- 0400 (Channel A)
    0025 <- 0420 (Channel B)
    0025 <- 0440 (Channel C)
    0025 <- 0460 (Channel D)

    I will note this in a future update of the documentation. Thank you. 

    Regards,
    Justin 

  • Hi Justin,

    thanks for your help, this iuuse has solve.

    but in the test item(Template Test point D), the test will fail, for detail ,please refer the attached report.

    what part of the test item is to detect the quality of the 1G signal?

    i would like to know what caused the failure of this test item?

    P9.rtf

  • Hi Tommy,

    What board are you using to run this test and have you tested this template on multiple devices? 

    Regards,
    Justin 

  • Dear Justin ,

    Thank you for your support  and sorry for reply late.

    We have system board and the surge board in this project,

    The surge board is only protect system board to pass EMC power surge test. 

    In 802.3 test ,We have detail comparison test for this fail item (Template Test point D) ,

    If System board + Surge board in test item(Template Test point D) are usually fail ,

    But only system board with out surge board can pass this item , so we doubt the surge board is fail item 's root cause 

    The Surge board schematic as below , please have a check this design ,thank you very much.

  • Hi Tommy,

    Can you also include the schematic of the DP83867IS?

    I see that the termination scheme on the surge board does not ground the center tap on the PHY side, can you provide an explanation as to the termination scheme of your board?

    I also would like to clarify your statement "But only system board with out surge board can pass this item , so we doubt the surge board is fail item 's root cause"; this would indicate to me that the surge board is the suspected culprit for the failures. 

    Regards,
    Justin  

  • Hi Justin,

    please kindly refer the attached file.

  • Hi Tommy,

    Can you please comment on the two items below? 

    I see that the termination scheme on the surge board does not ground the center tap on the PHY side, can you provide an explanation as to the termination scheme of your board?

    I also would like to clarify your statement "But only system board with out surge board can pass this item , so we doubt the surge board is fail item 's root cause"; this would indicate to me that the surge board is the suspected culprit for the failures. 

    Regards,

    Justin