Other Parts Discussed in Thread: ALP
I have tried the pattern generator of ds90ub954-q1. The xilinx FPGA mipi csi-2 rx ip core is used to analyze the mipi signal from DS90UB954-Q1. I can read video data from mipi csi-2 rx ip core. But there are error status: Frame level error for VC0(Asserted after an FE when the data payload received between FS and FE contains errors.),CRC error(Asserted when the computed CRC code is different from the received CRC code).
Could you give me some advice?
Best Regards!