Hi team,
Could you please share some information about how to configure the 0x03, 0x3a.0x40 for the CTLE? Do we have some reference code or the register map can share? Thanks.
The left side is good configuration, the right side is bad configuration.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
Could you please share some information about how to configure the 0x03, 0x3a.0x40 for the CTLE? Do we have some reference code or the register map can share? Thanks.
The left side is good configuration, the right side is bad configuration.
Hi,
Please refer to the retimer programming guide. All of these CTLE configuration details are in there. See link below.
Regards,
Rodrigo Natal
HSSC Application Engineer