This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Mike,
The device supports clock stretching in the sense that the device will pass a clock low signal from a downstream slave device through to the main SDA/SCL channels where the master is expected to be.
The device itself has no clock NFET so it does not ever drive the clock line low (by itself). This prevents it from locking the clock line low due to a bad power up situation.
-Bobby