• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 33 subscribers
  • Views 186 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TUSB4020BI: TUSH4020 sch design check

zhang ping
Genius 3835 points
Part Number: TUSB4020BI

My application is TUSB 4020B to connect two USB modules, which has been designed. Please help to check the schematic design. Do you have any Suggestions for me?

SCHEMATIC1 _ PAGE1_INTERFACE.pdf

  • 0
    TI__Guru 60870 points

    Hello Zhang,

    Schematic feedback:

    • We recommend a 1M resistor between XI and XO to ensure proper clock start timing.
    • USB_VBUS is a detection input and should only be high when an active host is connected.
    • GRSTz has an internal pullup, an external one will shorten the reset timing.
    • If the PWRCTLs are not used they should be left unconnected. 
    • The hub is not ganged, so R46 is not needed.
    • R41 is not needed if the application is not using power control outputs, but it is ok to have it.
    • Make sure the hub had a good thermal pad connection.

    Regards,

    JMMN

  • 0 in reply to JMMN
    Genius 3835 points

    SCHEMATIC1 _ PAGE1_INTERFACE(1).pdfThank you very much for your suggestion. Our application is that MCU connects two USB interface modules through tusb4020bi. The modules are fixed connection and do not need to be plugged. The space on PCB is limited. Which pins can be NC?

  • 0 in reply to zhang ping
    TI__Guru 60870 points

    The following signals are pulled up / down internally and do not need an external resistor:

    FULLPWRMGMTz

    PWRCTL_POL

    SMBUSz

    Regards,

    JMMN