This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB936-Q1: power up initialization sequence with UB913A

Part Number: DS90UB936-Q1

Hi team,

#1. How long should I wait to start I2C communication to UB936 after PDB get Low to High?

I found the following thread about UB935/936 combination, but I am planning to use DS90UB913 with DS90UB936 combination.

Is it also applicable for this combination too?

https://e2e.ti.com/support/interface/f/138/t/91307

#2. How long does it take from PDB Low to High to LOCK pin goes High?

 Figure 57 page 149 shows "936 Lock Time" from PDB Low to High to LOCK signal High (actually the arrow stops before LOCK goes High).

Is this "936 Lock Time" same as " tDDLT"?

If yes, Why there is a gap between end of 936 Lock Time to LOCK signal goes High in Figure 57?

  • #3. Could you also advise how long does it take from LOCK High to CSI-2 output?

    regards,

  • Hi Shinji-san,

    You should wait at least 1ms after PDB is stable to communicate to the deserializer. The time it takes to LOCK from the moment the serializer outputs forward channel is specified as tDDLT in the datasheet. When pairing with a DVP serializer, the 936 will be running in non-sync mode, which means it won't require back channel from the 936 to provide the forward channel. I'm not exactly sure what discrepancy you're point out regarding Figure 57.

    Regard video latency, this will be dominated by line buffer on the 936. Refer here (this one discusses the 954 but it's the same idea for the 936):