The TI E2E™ design support forums will undergo maintenance from July 11 to July 13. If you need design support during this time, open a new support request with our customer support center.

  • State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 33 subscribers
  • Views 279 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB936-Q1: AEQ_STATUS Register 0xD3 Clarification

Jared Becker
Genius 11825 points
Part Number: DS90UB936-Q1

Hi Team,

In register 0xD3, bits[5:0] provide a value the Adaptive EQ status..

How are bits[5:0] split to generate the EQ1 and EQ2 values below?

Thank you,

Jared