• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 33 subscribers
  • Views 1078 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SN75DPHY440SS: CSI-2/DSI DPHY Re-timer IC as a repeater

Jonathan Geronga
Expert 7930 points
Part Number: SN75DPHY440SS

Hi Team,

I would like to confirm if the design implementation of the customer SN75DPHY440SS below would not be getting any complications:


They are interested in employing SN75DPHY440SS in adapter board connected by FFP/FFC cables to a source board and a sink board. It somewhat different from suggested application in datasheet where it is used to compensate for PCB skew before entering cable or vice versa.

Please let me know your comment.

Thanks,

Jonathan

  • 0
    TI__Guru**** 177846 points

    Jonathan

    It depends on the quality of the FFP/FFC cable. The FFP/FFC loss, skew, and setup/hold timing have to met the DPHY440 RX requirement. The same requirement would also apply to the CSI RX.

    Please keep in mind that the DPHY440’s LP TX is expecting to connect to an unterminated LP RX.  With Lane 0 path (DA0P/N and DB0P/N) supporting bi-directional LP signaling, it is very important that DB0P/N LP TX is connected to an unterminated LP RX.  If DB0P/N LP TX is connected to a HS RX, then LP signaling will not be able to reach the LP11 levels and which will cause the DPHY440 to not enable HS data path on Lane0. If this is the case, then they have to implement I2C access to the DPHY440 and use I2C register commands to disable LP and force into HS only.

    Thanks

    David