• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 2 answers
  • Subscribers 35 subscribers
  • Views 231 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DS90UB933-Q1: 1st frame time

Henry Wang3
Genius 3315 points
Part Number: DS90UB933-Q1
Other Parts Discussed in Thread: DS90UB954-Q1,

Hi Sir,

My customer will use the DS90UB933-Q1 to DS90UB954-Q1 on their system, they would like to know when the screen panel get the 1st frame from DS90UB933-Q1 to DS90UB954-Q1 will take how much time?

Are they to meet the time limit under 260ms?

  • 0
    TI__Expert 5480 points

    Hi Henry, 

    This will depend a little bit on your AEQ lock time. You can find this info in the 954 D/S if you search for "Deserializer data lock time". For the 933, the worst case value for the given condition is 200 ms. The video latency (on the order of usually micro seconds) and other latencies are quite small compared to the AEQ LOCK time. You may consider testing this on your setup to for sure determine this requirement, but this seems to be feasible.

    Thanks

    Sally 

  • 0 in reply to Sally Cheung95
    Prodigy 10 points

    Dear recipient & Sally & Henry:

    Customer's question is when "Time until video signal is available at camera connector pins", that means SERDES link setup time is not the key answer for their concern. From the whole SERDES video link point of view, T1 is Serializer setup time (ps. DVP to FPD-Link output processing time), T2 is the SERDES Link Setup time (Deserializer Lock Time), T3 is Deserializer setup time (ps. FPD-Link to DVP or MIPI output processing time). The exact answer customer want is T1 time, therefore, my question is how we get T1 by any way (for ex: measure time domain eye pattern or frequency response of frequency domain)  ?

  • 0 in reply to ic huang
    TI__Mastermind 30515 points

    Hi,

    After power supply is stable, PDB is enabled and input data is stable, generally the total link time delay for the first frame is <10ms level, the key time delay is from de-ser's CDR locking time ~ms level. the time latency inside 933 is us level, and the time letancy inside 936 is dozens of us level.

    regards

    Steven