• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 33 subscribers
  • Views 270 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

XIO2001: Reset behaviour

Chris haaf92
Prodigy 190 points
Part Number: XIO2001

Hello,

we observe a reset behaviour of this PCIe-PCI-bridge. There is a little drop in the pcie clock and then the device seems to reset itself.The PCIeReset is stable all the time.

The GRST pin only has a capacitor to ground and no external source.

The questions:

Indicate this GRST signal sequence that an internal reset occurs?

Can a little drop of the pcie-clock perform this internal reset of the bridge?

Thanks and regards

  • 0
    TI__Guru* 93670 points

    Greetings,

    Yes your understanding is correct. Given nGRST got generated. It seems there was an internal reset. GRST is a global reset and when it is asserted all registers, state machine, digital logic, and analog circuit are returned to power-up default state. In a typical application or if there is no need for a reset, GRST can simply be left floating. There is internal pullup resistor that guarantees a non-reset condition.

    No PCIe clock may trigger GRST however it has not been characterized. 

    Regards,, Nasser