DP83849I: Maximum internal clock frequency

Hi Experts,

25MHz external clock source is used for DP83849. This clock is used to generate 125MHz internal clock. Is this 125MHz clock the maximum frequency within this PHY which is 5 times by PLL? Or does PLL generate higher frequency?

This is required to make EMC document.

Regards,

Uchikoshi