Dear Sir or Madam,
Could you help to double confirm What is the maximum resolution of DP output with signal MIPI DSI input port?I check the datasheet of SN65DSI86, it seem not mentioned this detail.
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Dear Sir or Madam,
Could you help to double confirm What is the maximum resolution of DP output with signal MIPI DSI input port?I check the datasheet of SN65DSI86, it seem not mentioned this detail.
Hi,
Please refer to this DSI86 app note for the calculation. The maximum DSI Clock is the going to be 750 MHz or less because the DSI86 can only support up to 750 MHz clock frequency. The maximum data rate for the DSI lane is 1.5G per lane.
Thanks
David