Hi team,
How should the highlighted pin numbering in section 6.2.1.3 of the datasheet of the DP83848-EP be interpreted?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi team,
How should the highlighted pin numbering in section 6.2.1.3 of the datasheet of the DP83848-EP be interpreted?
Hello,
Pins should be shorted together, and decoupled to GND, with the decoupling caps specified for each pin, close to each pin (0.1uF close to PFBIN1, 0.1uF close to PFBIN2, 0.1uF and 10uF close to PFBOUT). See example in our evaluation kit schematic linked here: https://www.ti.com/lit/df/snlr019/snlr019.pdf?ts=1616535878299
If you are interested in a design using a 10/100 PHY may I suggest our newer generation DP83822, DP83825, or DP83826?
Please let me know if you have any further questions.
Thank you,
Nikhil