• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 32 subscribers
  • Views 4505 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DP83867CS: Pin Mapping of MDI signals between Magnetics and RJ45 (SGMII)

DEEPAK V14
Intellectual 810 points
Part Number: DP83867CS
Other Parts Discussed in Thread: DP83867E

Hi,

Based on the description available on page 92 of the DP83867CS datasheet (SNLS504B) the pin mapping between magnetics and RJ45 is given (Image attached)
Channel A to Pin 1,2
Channel B to Pin 3,6
Channel C to Pin 4,5
Channel D to Pin 7,8

But on the schematics of DP83867E SGMII EVM (SNLU209 ) available on page 12 the connections are shown as below (Image attached)
Channel A to Pin 7,8
Channel B to Pin 4,5
Channel C to Pin 3,6
Channel D to Pin 1,2

I am using DP83867CS PHY to implement SGMII with MAC available inside Kintex-7 FPGA.
Which Pin mapping have to be followed in the PCB design under progress?

How the MDI signals behave in SGMII? Do the Channel A&B are transmit lines and Channel C&D are receive line? What is their operating Frequency in SGMII mode?

Thanks and Regards
DEEPAK V

  • 0
    TI__Mastermind 26320 points
    Hi Deepak,

    Your observations is correct.
    Datasheet has direct mapping of the lines to RJ45 while the EVM has reversed. Given on EVM, to mount the RJ45 connector on top side of EVM, the lines had to reverse. If you are mounting the RJ45 on the bottom side of PCB, you shall be able to route it straight.

    To change the order of the lines, DP38867 provides Hardware Strap option "Mirror" it swaps channel A with Channel D and Channel B with Channel C.


    In 1000M, all 4 pairs transmits and receives the data.

    Regards,
    Geet