This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TXB0304: TXB0304

Part Number: TXB0304

Dear TI team,

 

I'm using IBIS model in HSPICE and encountering error : "**error** (b_lvlshftd:15) Buffer is power on with voltage source connected to node PU, where File = txb0304.ibs, Model = IO_33_OS"

Seeking for the right way of connection.

Below is the hspice deck with using ibis model,

Thank you,

Yng Yng

 

.OPTION INGOLD=1 DCON=1 BRIEF=1 NOTOP NOELCK POST=1 *.option itl4=100 reltol=1e-2   abstol=1e-6 gshunt=1e-10  cshunt=1e-11 method=gear

.option NUMDGT=6 *.option finesim_mode=spicemd finesim_print_period=10p finesim_output=tr0

.param data_rate=33e+06 .param tbit='1/data_rate' .param vpat_delay=0.8u

Vdata_in3p3  DATA_IN_3p3 0 pat ( 0 3 'vpat_delay' .1n .1n 'tbit' b1111001010101000000111111101010101010101010101100110011001100110011001100110011001100110011001100110011001100111100001111000011110000111100001111000011110000111100001111000011111110000000111111100000001111111000000011111110000000111111100000001111111000000011111110000000111111100000001111111011111110111111101111111011111110111111101111111011111110100000001000000010000000100000001000000010000000100000001000000010000000100000001011100011000010001010001111111111 )

*B_IO         nd_pu            nd_pd           nd_out          nd_in            nd_en          nd_out_of_in        [nd_pc                  nd_gc] B_lvlshftd  txb0304_13_pu    txb0304_6_pd    txb0304_12_load    DATA_IN_3p3         txb0304_13_pu          txb0304_10_outofin    txb0304_13_pu   txb0304_6_pd + file ='txb0304.ibs' + model = 'IO_33_OS'

V_txb0304_13_pu txb0304_13_pu 0 3.3 V_txb0304_6_pd txb0304_6_pd   0 0

.probe v(txb0304_12_load) .tran 1n 'vpat_delay + 60*tbit' START='vpat_delay'

.end

  • Hi,

    The IBIS model is not designed to be used in HSPICE. It is typically used in Hyperlynx or ADS by our customers.

    The IBIS model is designed to test the I/O signal integrity and is not able to simulate any logic functionality.

    Regards,

    Karan