We are using SN74LS373DW latch in our design.
During testing, among the 8 channels of the latch we are getting inverted output at 2 channels. But all the other channels having the same output as input. (Clk is high during these conditions)
May I know what will be the reason for this?
Please help us in this issue. Attached captured waveform for reference.