Other Parts Discussed in Thread: SN74AXC8T245, SN74AVC8T245
Hello,
Our customer is experiencing the RGMII issue when using SN74AXCH8T245 as level shifter from 1,8V FPGA to 3.3V PHY (for both TX_CLK and all TX_DATA). Specifically, on TX side, the 125MHZ TX_CLK got distortion for its duty cycle (from input around 51-49 to output around 57-43 )and increased falling time. The data falling edge also has longer falling time compared to its rising time (see attached waveforms). This makes rising edge aligned well but falling edge with extra offset.
My questions are:
1) How good the SN74AXCH8T245 can support RGMII, for 1.8V to 3.3V?
2) Cannot find the output skew spec in the datasheet. Does TI have any measurements/test results on the output skew among all bits? What is the range of this skew could be in terms for different parts, different temperatures?
3) Do you have any suggestion about the described duty cycle distortion and increased falling time?
4) Not in stock, is that possible to get couple of piece samples of SN74AXC8T245?
Thanks