Question about SN74LVC1G125

David Zhang16358

Expert 1860 points

Other Parts Discussed in Thread: SN74LVC1G125, TPS5450

I plan to configure SN74LVC1G125 as in follow image.

My idea is to keep the output of SN74LVC1G125high during power on and power off to prevent transistor from floating.

The transistor will enable TPS5450 based on power sequence.

Can I configure SN74LVC1G125 at attached image?

Many thanks.

over 14 years ago

0 David Zhang16358 over 14 years ago

Expert 1860 points

So Sad...

0 Foe over 14 years ago in reply to David Zhang16358

TI__Genius 11830 points

Sorry about the formatting issue David, when pasting in from Word make sure to use the Paste from Word button, otherwise it pulls in the html formatting and causes the problem.

Foe

0 Chris Cockrill over 14 years ago

TI__Mastermind 46480 points

Hello David

The one concern is the edge rate may be out of spec at power up. I would use the SN74LVC1G17 instead.

Logic

Logic forum

Question about SN74LVC1G125