Hi,
Good Day.
I'm looking at the SN74LV126A datasheet.
It says "The SN74LV126A devices are quadruple bus buffer gates featuring independent line drivers with 3-state outputs.
Each output is disabled when the associated output-enable (OE) input is low.
When OE is high, the respective gate passes the data from the A input to its Y output."
But table 1 indicates the opposite. Which is correct?
I found 2 posts related to this. Please help to check the link below.
Best Regards,
Ray Vincent